# **ECRTS 2018**

# INDUSTRIAL CHALLENGES MOVING FROM CLASSICAL TO HIGH PERFORMANCE REAL-TIME SYSTEMS

#### ARNE HAMANN BOSCH

- ► WATERS Challenge 2016 + 2017
  - Classical Automotive Systems Organization
  - Challenge Recap
  - ► Impact so far ...

- ► WATERS Challenge 2019: Transition from µC to µP based systems
  - ► Trends in automotive E/E architectures
  - Analytic approaches: Evolution of performance analysis?
  - Constructive approaches: How to deal with contention effects?




- ► WATERS Challenge 2016 + 2017
  - Classical Automotive Systems Organization
  - ► Challenge Recap
  - ► Impact so far ...

► WATERS Challenge 2019: Transition from µC to µP based systems

- ► Trends in automotive E/E architectures
- Analytic approaches: Evolution of performance analysis?
- Constructive approaches: How to deal with contention effects?



## Interactive Session - Industrial Challenges Classic Automotive Software Architecture Pattern



#### CR/AEE1-Hamann | 2018-06-29



- ► WATERS Challenge 2016 + 2017
  - Classical Automotive Systems Organization
  - Challenge Recap
  - ► Impact so far ...

► WATERS Challenge 2019: Transition from µC to µP based systems

- ► Trends in automotive E/E architectures
- Analytic approaches: Evolution of performance analysis?
- Constructive approaches: How to deal with contention effects?



#### Interactive Session - Industrial Challenges WATERS Industrial Challenges 2016/17


| ttps://waters2017.inria.fr/challenge/  |   |                       |   |   | ¢  | ECRTS Tools and Benchmarks for Real-Time<br>Systems<br>WATERS Community Forum   | Q 🗘   |   |  |
|--|---|-----------------------|---|---|--|---|---|---|--|
|  |   |                       |   |   |  |   | me < Board index < Dedicated events < WATERS < WATERS'17 < 2017 industrial challenge  | v€Register ① Logii<br>14 posts • Page 1 d |  |
| 7th International Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems         5th July 2016, Toulouse, France         Home       Call for contributions       Organizers       Submission instructions       About WATERS       Verification challenge |   |                       |   | , France  | Industria<br>Dby arne.h<br>We are hap  | Reply & b & Search this topic Q & C 14 posts +<br>strial challenge 2017   |   |   |  |
| Importal<br>Submissio<br>Acceptanc<br>Final vers<br>Workshop   | on deadline: <mark>26th May</mark><br>ce notification: 7th June<br>sion deadline: 17th June<br>p: 5th July 2016 | <b>2016</b><br>e 2016 | share ideas, experience<br>issued from real indust<br>closer interactions, cros<br>the real-time research   | nge<br>nal Methods for T<br>s and solutions to<br>rial case studies.<br>s fertilization of id<br>community, as w<br>having a specific i | iming Verification (FMTV)<br>o a concrete timing verific<br>It also aims at promotir<br>leas and synergies across<br>ell as attracting industria<br>nterest in timing verificati | /challenge/       A detailed i       0 WATERS       (124.04 K)       The corresp       ation       0 Bosch_       g di       (205.5 KB)       the I       And the pre-       http://www | aled description of the actual challenge can be found in the attached document:<br><u>TRES2017_Industrial_Challenge_Bosch.pdf</u><br>04 K8) Downloaded 180 times<br>merspont<br>test versi<br>(/rorotac)<br><b>Sch_Cha</b><br><b>Sch_Cha</b><br><b>Free Hamann</b> , Dakshina Dasari, Simon Kramer, Michael Pressler, Faik Wurst and Dirk Ziegenbein<br>Corporate Research, Robert Bosch CanbH, Germany<br>Emait (aree hamann, dakshina dasari, simon kramer, Michael Pressler, Faik Wurst and Dirk Ziegenbein<br>(/rorotac)<br><b>Sch_Cha</b><br><b>In ITRODUCTION</b><br><b>Numere compete embedded applications like the engine management<br/>ylang are competed of malinge functional compenent lish de previous industrial challenge (J1) [L1] Be active model<br/>is neglet of malinge functional compenent lish or specify the frequency of label accesses from<br/>eting, wrints communication stramatics are used to escond<br/>the constance yan disc communication stramatics are used to escond<br/>is accessform and data memory<br/>at constance yan disc communication stramatics are used to escond<br/>wints communication stramatics are used to escond<br/>the interconnection etited program and data memory<br/>at constance yan disc communication stramatics are used to escond<br/>built present test constant of the eachel program and data memory<br/>at constance yan decord test constant of the eachel program and data memory<br/>at constance yan decord test constant of the eachel program and data memory<br/>at constant program and dat</b> |   |  |
| Previous editions<br>WATERS 2015<br>WATERS 2014<br>WATERS 2013<br>WATERS 2012<br>WATERS 2011<br>WATERS 2010  |   |                       | We are glad to announce that the 2016 challenge is proposed by Arne<br>Simon Kramer, Martin Lukasiewycz and Dirk Ziegenbein from Bosch Grr<br>A general presentation and a full model of the challenge are availab<br>WATERS community forum. Prospective participants are invited<br>questions, e.g. for clarification, and follow on-going discussions a<br>challenge. For questions which are not of general interest, feel free t<br>Sophie Quinton (sophie dot quinton at inria dot fr). |   |  | GmbH.<br>Mable on the<br>ted to post  | <ul> <li>ann,</li> <li>consistency. Logical Execution Time (LTr) has been preposed to<br/>the multiple cores access any of the memory simultaneously.<br/>This contention at the memory ports is resolved using a FIPO<br/>thranking processor. Spring the design provide the software<br/>is phoped across multiple processor. Spring the design provide the global RAM. Multimative<br/>is necessary to evaluate the impact of these semantics on the<br/>is necessary to evaluate the impact of these semantics on<br/>it is necessary to evaluate the impact of these semantics on<br/>it is necessary to evaluate the impact of these semantics on<br/>the challenge extends the previous one [1] while mainly<br/>three different examilative comparison of the local memory of the core hosting the writer<br/>the challenge extends the previous one [1] while mainly<br/>there different examilative comparison of the data memory of the core hosting the writer<br/>the different examilative is and particular is angle task are neared processors, whereas the angle<br/>approprint and LET command afra<br/>and the processors of the soft memory of the core hosting the writer<br/>and the model memory of the core hosting the writer<br/>and processors of the soft memory of the core hosting the writer<br/>and processors of the soft memory of the core hosting the writer<br/>and processors of the soft memory of the core hosting the writer<br/>and processors of the soft memory of the core hosting the writer<br/>and processors of the soft memory of the core hosting the writer<br/>and processors of the soft memory of the core hosting the writer<br/>and processors of the soft memory of the core hosting the angle of<br/>the data memory of the core hosting the angle of the soft memory of<br/>the core memory of the core hosting the soft memory of the<br/>angle of the soft memory of the core hosting the soft memory of<br/>the data memory of the core hosting the soft memory of the<br/>term of the soft memory of the core hosting the soft memory of the<br/>term of the soft memory of the core hosting the soft memory of<br/>the soft memory of the core hosting the soft memory of the</li></ul>                                  |   |  |

#### CR/AEE1-Hamann | 2018-06-29


## Interactive Session - Industrial Challenges Challenge HW Model



Simplified AURIX Architecture



➤ Memory Access Time





## Interactive Session - Industrial Challenges Challenge SW Model

- ► Key data of the model
  - ► 1250 Runnables mapped to
  - ► 21 Tasks & Interrupts accessing
  - ► 10.000 Labels (shared data)
  - Event chains

- ► Huge amount of data dependencies
  - challenge exact analysis methods

| À | P | P4 | M | IC |
|---|---|----|---|----|

| Ι   | Π     | III    | IV      | V        | VI    |
|-----|-------|--------|---------|----------|-------|
| <10 | 10-50 | 51-100 | 100-500 | 501-1000 | >1000 |


TABLE II.

INTER-TASK COMMUNICATION


| Period         | 1 ms | 2 ms | 5 ms | 10<br>ms | 20<br>ms | 50<br>ms | 100<br>ms | 200<br>ms | 1000<br>ms | sync |
|----------------|------|------|------|----------|----------|----------|-----------|-----------|------------|------|
| 1 ms           |      |      |      | Ι        | Ι        |          | Ι         |           |            | Ι    |
| 2 ms           |      |      |      | Ι        | Ι        |          | Ι         |           |            |      |
| 5 ms           |      | Ι    | IV   | IV       | п        | Π        | Ι         |           |            |      |
| 10 ms          | Π    | Π    | Π    | VI       | IV       | Π        | IV        | Π         | III        | IV   |
| 20 ms          | Ι    | I    | Ι    | IV       | VI       | Π        | IV        | Ι         | Π          | IV   |
| 50 ms          |      |      | Π    | Π        | Π        | Ш        | Ι         |           |            |      |
| 100 ms         |      | Ι    | I    | V        | IV       | Π        | VI        | Π         | III        | IV   |
| 200 ms         |      |      |      | Ι        | Ι        |          | Ι         | I         | Ι          |      |
| 1000 ms        |      |      |      | III      | Π        |          | III       | Ι         | IV         | Ι    |
| Angle-<br>sync | Ι    | I    | I    | IV       | IV       | I        | ш         | I         | Ι          | v    |



## Interactive Session - Industrial Challenges Handle the Real Complexity...



a




Fine-grain, legacy SW sharing between OEM and Tier1 with multiple dependencies



## Interactive Session - Industrial Challenges Challenge questions 2016

2016: focus on impact of memory contention on execution times and scheduling

- Calculate tight end-to-end latencies ignoring memory accesses and arbitration
- Calculate tight end-to-end latencies including memory access and arbitration
- Optimize end-to-end latencies by mapping the labels among the local and global memories



#### Benchmarking, System Design and Case-studies for Multi-core based Embedded Automotive Systems

Piotr Dziurzanski, Amit Kumar Singh, Leandro S. Indrusiak, Björn Saballus

#### CR/AEE1-Hamann | 2018-06-29




## Interactive Session - Industrial Challenges Challenge questions 2017

#### ▶ 2017: focus on impact of communication mechanisms on end-to-end latencies

- Proposing concepts for realizing implicit and LET communication
- Compute the overhead induced by the proposed realizations
- Compute the end-to-end latency along event chains due to the proposed realizations
- Propose alternative label mapping to reduce memory access overheads
- Consider effects of memory contention on the end-to-end latencies and memory access time
- Implicit Communication
  - Goal: data consistency



Goal: determinism



#### 61 CR/AEE1-Hamann | 2018-06-29

- ► WATERS Challenge 2016 + 2017
  - Classical Automotive Systems Organization
  - ► Challenge Recap
  - ► Impact so far ...

► WATERS Challenge 2019: Transition from µC to µP based systems

- ► Trends in automotive E/E architectures
- Analytic approaches: Evolution of performance analysis?
- Constructive approaches: How to deal with contention effects?



#### **Interactive Session - Industrial Challenges** Impact on the Forum

#### Verification challenge

| New Topic 🖋 Search this forum Q   |         |       | 5 topics • Page 1 of 1                         |
|---|---------|-------|--|
| ANNOUNCEMENTS   | REPLIES | VIEWS | LAST POST                                      |
| Presentation of the FMTV 2016 Challenge     S by arne.hamann » Mon Jul 11, 2016   | 0       | 2013  | by arne.hamann 🛿<br>Mon Jul 11, 2016           |
| <i>Questions regarding the amalthea model</i><br>by rivasjm » Mon Mar 14, 2016  | 7       | 2794  | by rivasjm 🛿<br>Wed Apr 06, 2016               |
| The FMTV'16 Challenge         Start       by Sophie Quinton > Tue Dec 01, 2015  | 33      | 14233 | by arne.hamann 🛛<br>Fri May 20, 2016           |
| TOPICS  | REPLIES | VIEWS | LAST POST                                      |
| Calculating Latencies in an Engine Management System Using Response Time Analysis with MAST<br>System Using Response Time Analysis with MAST<br>System Using Response Time Analysis with MAST | 1       | 2297  | by rivasjm 🗗<br>Tue Jul 12, 2016               |
| Schedulability and Timing Analysis of Mixe Preemptive-Cooperative Tasks on a Partitioned Multi-Core<br>System<br>System System System Pri Jul 01, 2016  | 0       | 1858  | by Sophie Quinton D<br>Fri Jul 01, 2016        |
| Computational Analysis of Complex Real-Time Systems - FMTV 2016 Verification Challenge<br>Systems - FMTV 2016 Verification Challenge<br>Systems - FMTV 2016 Verification Challenge            | 0       | 1746  | by <b>Sophie Quinton 🛛</b><br>Fri Jul 01, 2016 |
| FMTV 2016: Where is the Actual Challenge?<br>Solution by Sophie Quinton » Fri Jul 01, 2016  | 0       | 1901  | by <b>Sophie Quinton 🛛</b><br>Fri Jul 01, 2016 |
| A Novel Analytical Technique for Timing Analysis of FMTV 2016 Verification Challenge Benchmark<br>Solution by Sophie Quinton » Fri Jul 01, 2016   | 0       | 1838  | by <b>Sophie Quinton 🛛</b><br>Fri Jul 01, 2016 |



## Interactive Session - Industrial Challenges Impact on the Forum

#### 2017 industrial challenge

| w Topic 🖉 Search this forum Q   |            |       | 6 topics • Page 1 of 1                    |
|---|------------|-------|---|
| IOUNCEMENTS   | REPLIES    | VIEWS | LAST POST                                 |
| Updated Challenge Model  Solution of the second state of the seco | 1          | 1132  | by <b>Sophie Quinton</b> Thu Dec 21, 2017 |
| <i>i</i> Industrial challenge 2017<br>by arne.hamann » Thu Feb 16, 2017   | 13         | 3973  | by medinajl 🛿<br>Thu Mar 30, 2017         |
| NCS   | REPLIES    | VIEWS | LAST POST                                 |
| Updated challenge model<br>by arne.hamann » Tue Dec 05, 2017  | 0          | 677   | by arne.hamann 🛿<br>Tue Dec 05, 2017      |
| Challenge 2017 Solution #1: Logical Execution Time Implementation and Memory Optimization Issues in   | 2          | 1265  | by p.pazzaglia 🛛                          |
| Challenge 2017 Solution #2: WATERS Industrial Challenge 2017 in Prelude<br>S by arne.hamann » Fri May 19, 2017  | althe<br>2 | 1061  | by julien.forget<br>Wed Jun 07, 2017      |
| Challenge 2017 Solution #5: End-To-End Latency Characterization of Implicit and LET Communication<br>Models<br>Supre.hamann » Fri May 19, 2017  | 2          | 1162  | by Nacho_S 🛛<br>Thu Jun 01, 2017          |
| Challenge 2017 Solution #3: Comparison of Memory Access Strategies in Multi-core Platforms Using<br>MAST<br>Sub y arne.hamann » Fri May 19, 2017  | 1          | 1015  | by gutierjj 🔽<br>Mon May 22, 2017         |



## **Interactive Session - Industrial Challenges** Impact Citations

- ▶ 58 citations of base paper (source Google Scholar)
- "Dark figure" probably higher

#### Real world automotive benchmarks for free


Simon Kramer, Dirk Ziegenbein, Arne Hamann Autoren

Publikationsdatum 2015/7/7

6th International Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems (WATERS) Zeitschrift


hr

Zitate insgesamt Zitiert von: 58



CR/AEE1-Hamann | 2018-06-29 15

© Robert Bosch GmbH 2018. All rights reserved, also regarding any disposal, exploitation, reproduction, editing, distribution, as well as in the event of applications for industrial property rights



Simon Kramer, Dirk Ziegenbein, Ame Hamann Cornorate Research Robert Bosch GmbH Renningen, Germany {simon kramer2|dirk ziegenbein|arne hamann}@de bosch.com

The progress and comparability of real-time analysis methods that are applicable to real-world is slowed by the absence of realistic benchmarks, mainly due to intellectual property (IP) concerns. We propose a method that supports the generation of realistic but IP free benchmark sets. Further, we provide the application characteristics of a specific real-world automotive software system.

unsatisfactory given the potential for front loading with formal analysis technique Due to the introduction of multi-core execution platform:

the risk of divergence between academic research and industrial practice is currently increasing. The reason is the strongly increased problem space for timing analysis induced by multi-core systems.

Keywords-benchmarks, timing analysis, automotive software Extending existing approaches is very challenging since the system structure and the dynamic system behavior of

A large quantity of innovative functionalities in modern automotive systems are realized using significant amounts of software technologies. As a consequence the job of integrating many different applications onto the same target platform has grown to a more and more complex and time consuming task.

I. INTRODUCTION

One important tool for guaranteeing the correctness of the dynamic behavior of the integrated system, especially for the cyber physical parts, is timing analysis. There exists a large body of work in the domain of worst case timing (or real-time) analysis. Each method assumes specific application and platform models addressing a subset of existing real-world timing effects. For cases where the application and platform models are simple enough, maximum utilization bounds can be derived to decide whether or not a given system adheres to some predefined real-time constraints. Prominent examples for this kind of analyses are, for instance,

the work of Liu and Layland for independent periodic task sets under rate-monotonic fixed priority scheduling on a single core platform [1], or the work of Dertouzos on earliest deadline first (EDF) scheduling [2]. An overview of extensions on those basic works can be found under [3]. More complex application and platform models are addressed by approached based on the so-called busy window analysis combined with reasoning about the critical instant as proposed by Lehoczky [4]. As of today there exist proprietary industry strength tools based on that approach, such as SymTA/S, that are capable of analyzing most timing effects in current automotive systems. However, the detailed analysis techniques in those tools are not published, and thus, not accessible for the real-time research community.

As a result, there currently exist only few directly applicable tools and approaches that can cope with the complexity of the dynamic behavior in modern automotive systems. Therefore, simulation based methods are very popular albeit time consuming and inherently unsafe, which is

automotive systems is very complex. The reasons are manifold · Control of many physical processes with strongly varving dynamics

- Co-existence of sampled and reactive system parts
- Different time domains (e.g. crank angle, timers, incoming network traffic) leading to complex scheduling situations

 Numerous complex communication dependencie between functional entities in different time domains due to high coupling which is due to physical

Sophisticated platform mechanisms influencing the dynamic behavior (cooperative tasks for saving stack space, automated copy mechanisms for data consistency, etc.)

There exist some tools that address the generation of synthetic applications for benchmark purposes that are worth being mentioned here. For instance, the Task Granks for Free (TGFF) tool [8] generates a set of random independent task trees. Thereby, the structure of the generated task trees is very general, and could most likely be tweaked to fit the structure of automotive applications. This paper can help to do the manning of the TGFF model to automotive application model including a sensible parameterization. However, TGFF lacks a model for memory accesses that can contribute (depending o the mapping decisions) massively to the execution times especially in multi-core systems.

Another tool for generating synthetic applications models is called System Models for Free (SMFF) [9]. The SMFF tool focuses on generating models that are "ready for scheduling analysis". For that purpose, it generates (in contrast to TGFF) not only an application graph, but also a platform graph consisting of computational and communication resources




- ► WATERS Challenge 2016 + 2017
  - Classical automotive systems organization
  - ► Challenge recap
  - ► Impact so far ...

- ► WATERS Challenge 2019: Transition from µC to µP based systems
  - ► Trends in automotive E/E architectures
  - Analytic approaches: Evolution of performance analysis?
  - Constructive approaches: How to deal with contention effects?



## Interactive Session - Industrial Challenges Trends in automotive E/E systems



Large-scale integration of heterogeneous applications on (Cross)-Domain & Vehicle Centralized E/E Architectures

Heterogeneous HW platforms to satisfy tremendous need for computing power

#### 17 CR/AEE1-Hamann | 2018-06-29




- ► WATERS Challenge 2016 + 2017
  - Classical automotive systems organization
  - ► Challenge recap
  - ▶ Impact so far ...

- ► WATERS Challenge 2019: Transition from µC to µP based systems
  - ► Trends in automotive E/E architectures
  - Analytic approaches: Evolution of performance analysis?
  - Constructive approaches: How to deal with contention effects?



# Interactive Session - Industrial Challenges Status Quo of Performance Analysis @ Bosch





#### Current modelling approach suited for (homogeneous) many-core architectures

#### 19 CR/AEE1-Hamann | 2018-06-29



## Interactive Session - Industrial Challenges Evolution of Performance Analysis to Heterogeneous Platforms





- Performance factor \* (PF) is not enough for heterogeneous hardware
  - Non linear performance effects due to specific acceleration
  - ► PF is not transparent regarding heterogeneous effects
  - Infeasible to compare different ISAs

\* E.g., IPC (Instructions Per Cycle)

#### Goal: Enable models & simulation for heterogeneous software and hardware



## Interactive Session - Industrial Challenges Research Challenges for Analytic Approaches

- ► Can we find analytic models with adequate precision ?
- ► A new model for execution times
  - Instruction mixes?
  - ► How to model the (heterogeneous) execution platform?
    - Execution platform modelling virtually not present in the real-time community
- ► How to predict performance of software on heterogeneous HW platforms?
- ► How to analytically capture the impact of communication/memory accesses?




- ► WATERS Challenge 2016 + 2017
  - Classical automotive systems organization
  - ► Challenge recap
  - ▶ Impact so far ...

- ► WATERS Challenge 2019: Transition from µC to µP based systems
  - ► Trends in automotive E/E architectures
  - Analytic approaches: Evolution of performance analysis?
  - Constructive approaches: How to deal with contention effects?



# Interactive Session - Industrial Challenges Predictability on High-Performance Platforms



- Shared memory is a big bottleneck in high-end µP based realtime platforms
- ► Interference effects are more severe by orders of magnitude compared to µC platforms
- Goal for automotive systems engineering: predictable real-time behavior on high-performance platforms

Avg. memory access latencies per word

Source: Roberto Cavicchioli, Nicola Capodieci, Marko Bertogna, Memory interference characterization between CPU cores and integrated GPUs in mixed-criticality platforms. ETFA 2017

CR/AEE1-Hamann | 2018-06-29



#### Interactive Session - Industrial Challenges Need for Constructive Approaches

- ► Goal: reconcile high-performance computing with real-time predictability and determinism
- Reduce complexity and pessimism of analytic approaches
- Several groups are working on constructive mechanisms to "regulate" contention effects

Memory Bandwidth Management for Efficient Performance Isolation in Multi-core Platforms
Heechul Yun, Gang Yao, Rodolfo Pellizzoni, Marco Caccamo and Lui Sha
IEEE Transactions on Computers, February 2016, Volume 65(2): 562-576
Schedulability Analysis for Memory Bandwidth Regulated Multicore Real-Time Systems
Gang Yao, Heechul Yun, Zheng Pei Wu, Rodolfo Pellizzoni, Marco Caccamo, Lui Sha
IEEE Transactions on Computers, February 2016, Volume 65(2): 601-614
Contention-Aware Dynamic Memory Bandwidth Isolation with Predictability in COTS Multicores: An Avionics Case Study
Ankit Agrawal, Gerhard Fohler, Johannes Freitag, Jan Nowotsch, Sascha Uhrig, Michael Paulitsch
29th Euromicro Conference on Real-Time Systems (ECRTS), June 2017.
SiGAMMA: Server based integrated GPU Arbitration Mechanism for Memory Accesses
Nicola Capodieci, Roberto Cavicchioli, Paolo Valente and Marko Bertogna
Proceedings of the 25th International Conference on Real-Time Networks and Systems (RTNS'17), Grenoble, France, October 2017.me Systems (ECRTS), June 2017.



## Interactive Session - Industrial Challenges Bosch Challenge 2019

- ► In cooperation with UNIMORE, HiPeRT Lab
- Amalthea model comprising
  - Heterogeneous HW platform (µPs including accelerators such as GPU)
  - Heterogeneous SW mix (ADAS applications)
- Executable software for relevant COTS HW platform (to be defined)
- ► Challenges
  - Analyze response times / contention effects, including comparison with real execution times
  - Explore the impact of constructive platform approaches for the gives setup
    - Compare different approaches
    - Quantify effects for realistic automotive applications



# THANK YOU

...AND HARALD MACKAMUL, JÖRG TESSMER, FALK WURST, TOBIAS BEICHTER, SYED AOUN RAZA, DIRK ZIEGENBEIN, JENS GLADIGAU, MICHAEL PRESSLER, DAKSHINA DASARI

