# Extending the Amalthea model to introduce hardware heterogeneity

### Paolo Burgio paolo.burgio@unimore.it

### HERCULES

This Project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement: 688860







### Next-generation, SWaP-efficient systems...

- > Dennard's scaling can't keep the pace of computation power demand
- > Also for embedded systems
- > The rise of many cores!





### ...also in automotive!





### **Many-core accelerators**



# Problems

### (.. or opportunities?)



### Beyond traditional predictability

- > More degrees of "freedom"
  - Shared resources (e.g., memory, SSDs, IOs, caches..)
  - The complexty of analysis grows exponentially w/number of cores
- > Mem accesses: instead of thin lines, thick bars
  - Traditional techniques are too conservative
- > Heterogeneous sources of contention



MFM



### > Shared memory between CPU/GPU complex

- "Unified Virtual Memory"
- Unlike traditional "discrete" GPU systems

### 1 Notable contention points in memory hierarchy





### Tegra X2 – A57 - Test 'A'





A2 - sequential read (A57), random interference













### Tegra X2 – Denver - Test 'A'



2017 paper

@ ETFA



### Tegra X2 - Test 'B'







### Tegra X2 – A57 - Test 'C'

2017 paper

@ ETFA





### Tegra X2 – Denver - Test 'C'

2017 paper

@ ETFA





### (Issue #2) - Offload-based execution models

### What parallel programmers do

- > Exploit maximum parallelism
- Modern applications are complex! (multi-level, irregular parallelism)
- > Explicit shared-memory programming on NUMA hierarchies

### An issue....





### (Issue #2) - Offload-based execution models

What parallel programmers do

- > Exploit maximum parallelism
- > Modern applications are complex! (multi-level, irregular parallelism)
- > Explicit shared-memory programming on NUMA hierarchies

### .. or the solution !?!



### 1) Offload-based execution models: CUDA





### 2) Exploit NUMA hierarchy in CUDA

- > Runtime must be aware of all
- > Memory allocations
  - cudaHostAlloc → Host mem
  - cudaMalloc → Global mem
  - \_\_\_shared\_\_\_keyword → Shared mem
- > Data movements
  - cudaMemcpy



SM

SM

SM

SM

Most heterogeneous programming models are memory-centric programming models

2015 paper @ RTEST







## Meanwhile, in the RT community...

HILE

NE1



- Each task is specified by a directed acyclic graph (RT-DAG), where nodes represent task parts, and edges represent precedence constraints.
- > Each node (runnable)  $\tau_{i,i}$  has an associated:
  - worst-case computation time C<sub>i,j</sub>,
  - worst-case memory access size  $M_{i,j}$ ,
- > Each task  $\tau_{i,j}$  is characterized by a period  $T_i$  and a relative deadline  $D_i \leq T_i....$









> A set of techniques to turn the view of the system that software has..





### **PREM - PRedictable Execution Models**



2015 paper @ RTEST

- Group memory access at the beginning of every software task
- Co-schedule memory accesses and tasks-to-cores
- Greatly reduces the complexity of the scheduling problem

...and increases performance

Up to 4x predictable performance on a many-core platform

# Cores/threads	1	2	4	8
No-PREM – Worst (Analytical)	0.026	0.047	0.088	0.170
PREM – Worst (Analytical)	0.010	0.014	0.022	0.038
Speedup	2.6×	$3.4 \times$	$4.0 \times$	$4.5 \times$



### **AER Model**

### > Explicit memory management

- Exploit local SPM memories
- Reserved storage (MPB)
- > Mapping + scheduling
- > From the avionic domain







### The explicit, the implicit and the LET

**Explicit communication**, a task access shared variables at any point during its execution

**Implicit communication**, tasks accessing shared labels should work on task-local copies instead of the original labels.

**Logical Execution Time (LET)**, inputs and outputs are updated logically at the beginning and at the end of the so called communication interval







AMALTHEA is an XML-based open source document format for modeling embedded multi-/many-core systems, supporting the AUTOSAR standard.

> The Amalthea platform allows users to distribute data and tasks to the target hardware platforms, with the focus on optimization of timing and scheduling.





### Amalthea – SW modeling

- > Tasks & runnables
- > Labels
- > Effect chains
- > ...

### @See 2017 Waters challenge



### ChallengeModel\_withCommImplementationTypev082.a

This section enables the contents of this element to be edi

✓ ← AMALTHEA model (version 0.8.2)
✓ ➡ Software
> 🛍 Runnables (1250)
> 🖿 Labels (10000)
> 🛅 Tasks (21)
🖿 ISRs (0)
OS Events (0)
Process Chains (0)
Process Prototypes (0)
> 🖿 Activations (19)
Sections (0)
Modes (0)
ModeLabels (0)
Type Definitions (0)
Channels (0)
Custom Entities (0)
> 📑 Hardware
> 📓 Operating Systems
> 📠 Stimuli
> 🖻 Events
> 🗟 Constraints
> 開 Mapping

# Put them all together!





### Convergence

2017 paper @ FDL



# Amalthea goes along pretty well with RT-DAGs and mem-aware models

- Map parallel tasks/RT-DAGs to massively concurrent execution engines/accelerators
- LABELS/PREM's mem phases naturally open to memory-centric (co)scheduling





### **Offload-based, Real-Time, execution models**



M<sub>out</sub> can be moved to subsequent M<sub>in</sub>s

- Constant offload overhead K



# ...challenges





### Challenge #1



- 1. Schedule data transfers through I/O port
- 2. Schedule tasks on GPU vs. leave them on CPU
- 3. Exploit CPU idle time (Async offload execution)



### Challenge #2







- > Embedded system (automotive)
- > Comm via shared mem banks
- > Nvidia's Unified Virtual Mem (UVM)

### From I/O problem, to memory problem

- > Bound CPU-GPU interference
- > Remembed ETFA's paper?





### Challenge #2: the story so far.. (CPU vs. CPU)

# $HP \tau_{1} LP \tau_{2}$ $M_{i} M_{i}$ C C $M_{i} M_{i}$ C C $M_{i} M_{i}$ C C $M_{i} M_{i}$ $M_{i}$ $M_{i}$ $M_{i}$ $M_{i}$ $M_{i}$ $M_{i}$ $M_{i}$

*Predictable Execution Model: Concept and Implementation* Rodolfo Pellizzoni, et al.



## How to schedule memory accesses?







### ...to accelerator and beyond (CPU vs. GPU)







# What's missing?



### Amalthea – HW

### > Cores

> On-chip IC

### > Memory

- Local vs. Global
- Access latency

### > Heterogeneous PUs

Accelerators

### @See Waters challenge 2018

### **AMALTHEA Contents Tree**

#### ChallengeModel\_withCommImplementationTypev082.amxmi Contents

This section enables the contents of this element to be edited.

### ✓ ← AMALTHEA model (version 0.8.2)

- > 10 Software
- 🗸 🗐 Hardware
  - Generic Core

  - > 🔶 GenericRAM
    - GenericCrossbarSwitch
  - 🗢 GenericLocalBus
  - AccessPath (Latency) CORE0\_to\_LRAM0 : CORE0 --> LRAM0
  - AccessPath (Latency) CORE0\_to\_LRAM1 : CORE0 --> LRAM1
  - AccessPath (Latency) CORE0\_to\_LRAM2 : CORE0 --> LRAM2
  - AccessPath (Latency) CORE0\_to\_LRAM3 : CORE0 --> LRAM3
  - AccessPath (Latency) CORE1\_to\_LRAM0 : CORE1 --> LRAM0
  - AccessPath (Latency) CORE1\_to\_LRAM1 : CORE1 --> LRAM1
    AccessPath (Latency) CORE1\_to\_LRAM2 : CORE1 --> LRAM2
  - AccessPath (Latency) CORE1\_to\_LRAM3 : CORE1 --> LRAM3
  - AccessPath (Latency) CORE2 to LRAM0 : CORE2 --> LRAM0
  - AccessPath (Latency) CORE2\_to\_LRAM1 : CORE2 --> LRAM1
  - AccessPath (Latency) CORE2\_to\_LRAM2 : CORE2 --> LRAM2
  - AccessPath (Latency) CORE2\_to\_LRAM3 : CORE2 --> LRAM3
  - AccessPath (Latency) CORE3\_to\_LRAM0 : CORE3 --> LRAM0
  - AccessPath (Latency) CORE3\_to\_LRAM1 : CORE3 --> LRAM1
  - AccessPath (Latency) CORE3\_to\_LRAM2 : CORE3 --> LRAM2
  - AccessPath (Latency) CORE3\_to\_LRAM3 : CORE3 --> LRAM3
  - AccessPath (Latency) CORE0\_to\_GRAM : CORE0 --> GRAM
  - AccessPath (Latency) CORE1\_to\_GRAM : CORE1 --> GRAM
  - AccessPath (Latency) CORE2\_to\_GRAM : CORE2 --> GRAM
  - AccessPath (Latency) CORE3\_to\_GRAM : CORE3 --> GRAM
  - 🗸 🗠 HW System System
    - > 🔡 ECU
    - > 🔾 GenericPLL
  - Operating Systems



### Amalthea – SW modeling

- > Tasks & runnables
- > Labels
- > Effect chains
- > Multi-device model

### @See 2017/18 Waters challenge



### ChallengeModel\_withCommImplementationTypev082.a

This section enables the contents of this element to be edi





### **SW-HW** mapping

v

### Map

- > Tasks onto Cores
- > Labels onto memory blocks

### > Parallel tasks onto Het. PUs

- Runnable-level?
- > Labels onto memory transfers

ChallengeModel\_withCommImplementationTypev082.amxmi Contents

This section enables the contents of this element to be edited.

0	AMALTHEA model (version 0.8.2)
>	🔢 Software
>	🗐 Hardware
>	Operating Systems
>	🚮 Stimuli
>	🔄 Events
>	a Constraints
v	r IIII Mapping
	Image: Allocation: Scheduler Scheduler_CORE0 Cores ( CORE0 )
	Interpretation: Scheduler Scheduler_CORE1 Cores (CORE1)
	Image: Allocation: Scheduler Scheduler_CORE2 Cores ( CORE2 )
	Image: Allocation: Scheduler Scheduler_CORE3 Cores ( CORE3 )
	Allocation: Scheduler Scheduler_CORE2 Task Task_200ms
	Allocation: Scheduler Scheduler_CORE3 Task Task_10ms
	Allocation: Scheduler Scheduler_CORE1 Task Angle_Sync
	Allocation: Scheduler Scheduler_CORE2 Task Task_20ms
	Allocation: Scheduler Scheduler_CORE2 Task Task_50ms
	Allocation: Scheduler Scheduler_CORE0 Task ISR_9
	(iii) Allerender, Cellerender Cellerender CODEC — Terleichen Allerender Mannenel DAMO — Label Label 17
	Mapping: Memory LRAM2 Laber Laber 10
	Mapping: Memory LKAM2 Label Label_18
	Mapping: Memory LKAM2 Label Label_19
	•• Mapping: Memory LRAM3 Label Label_20
	Image: Memory LRAM3 Label Label_21
	In Mapping: Memory LRAM1 Label Label_22
	Image: Memory LRAM2 Label Label_23
	Image: Memory LRAM3 Label Label_24
	👓 Mapping: Memory LRAM2 Label Label_25
	IIII Mapping: Memory LRAM3 Label Label_26
	In Mapping: Memory LRAM2 Label Label_27
	🚥 Mapping: Memory LRAM3 Label Label_28
	🖙 Mapping: Memory LRAM3 Label Label_29
	□•■ Mapping: Memory LRAM3 Label Label_30



> Computing unit made of (clusters of) many-cores

- > Hierarchical memory with **non-global** access space
  - Chances for unified virtual memory
- > Explicit (runtime-compler driven) memory transfers





- > Starting from Amalthea description of a <u>**RT**</u> application
- Generates <u>ready-to-use</u>, timing accurate synthetic code that <u>correctly</u> mimics it
- > On given target architecture

